IN THE SPECIFICATION:

Kindly amend the paragraph starting on page 4, line 20 as follows:

D/

Figs. <u>10A-E</u> <u>10A-C</u>, 11, and 12 are detailed block diagrams of preferred register formats utilized at the I/O bridge of the present invention.;

Kindly amend the paragraph starting on page 9, line 8 as follows.

02

D2 conto.

number of DMA engines that may be assigned to process a given transaction. The RM TYPE field 1502 may be 2-bits long.

Kindly amend the paragraph starting on page 12, line 6 as follows:

73

Specifically, as described above, each IO7 400 includes a POx CTRL control register 1500 (Figs. 10A-E 11A-C) that contains information utilized by the IO7 400 when it is initialized. The POx CTRL register 1500 preferably includes a UPE ENG EN field 1504 (Fig. 10C). The UPE ENG_EN field 1504 preferably includes at least one bit for each DMA engine at the IO7 400. In the preferred embodiment, each IO7 400 has twelve DMA engines. Accordingly, the UPE_ENG EN field 1504 has twelve DMA engine enable bits. Only UPE engines that are enabled in UPE ENG EN can be used to process DMA transactions. In this way a user can program the number of DMA engines (up to some maximum, e.g., twelve) that are enabled and run at a given IO7 400. If an EV7 processor 202 is to be hot swapped a user, operating through system software or firmware, preferably de-asserts all twelve DMA engine enable bits of the IO7 400 coupled to the EV7 202 that is to be removed. That is, the user sets all bits of the UPE ENG EN field 1504 of the respective POx CTRL control register 1500 to "0". In response, the IO7 400 stops allocating DMA engines for new transactions, thereby stopping the IO7 400 from commencing new transactions. When a DMA

D3 contid.

engine that was in use is subsequently disabled, it nonetheless completes the pending or existing transaction(s) that were assigned to it.